Informácia o dokumente / Document Info
Späť / Back

Deductive Fault Simulation Technique for Asynchronous Circuits

R. Dobai - E. Gramatová

Vydavateľ / Publisher:

Rok, strany / Year, pages: 2010, 1025-1043

Jazyk / Language:

Publikované / Published: 0000-00-00

URL na originálny zdroj / Original source URL:

Typ dokumentu / Type of Document:

Popis / Abstract:

Fault simulator for acpASC needs to deal with hazards, oscillations and races. The simplest algorithm for simulating faults is the serial fault simulation technique which was successfully used for the acpASC. Faster fault simulation techniques, for example deductive fault simulation, was previously used for the combinational and synchronous sequential circuits only. In this paper a deductive fault simulator for the stuck-at faults of acSI acpASC is presented. An algorithm for the propagation of the fault lists is proposed which can deal with the complex gates of the acpASC. The implemented deductive fault simulator was tested using acSI benchmark circuits. The experimental results show significant reduction of the computation time and negligible increase of

Ako citovať / How to Cite:

ISO 690:


Kľúčové slová / Keywords:

Asynchronous circuits, testing, serial fault simulation, complex gates, deductive fault simulation, stuck-at faults

Licencie / Rights: